🎂
Embedded, FPGA/HDL, space systems, RF design, retro thingies, and more
- Maryland, USA
- https://bsky.app/profile/chrispville.bsky.social
- @ChrisPVille
Block or Report
Block or report ChrisPVille
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned
-
-
VGA-CharGen
VGA-CharGen PublicPipelined VGA text/character generator controller in Verilog
Verilog 8
-
-
mig_example
mig_example PublicExample using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.